Linear Power-Efficient RF Amplifier with Partial Positive Feedback by King, Matthew E.
 LINEAR POWER-EFFICIENT RF AMPLIFIER  
WITH PARTIAL POSITIVE FEEDBACK 
 
 
 
 
 
A Thesis 
presented to 
the Faculty of California Polytechnic State University, 
San Luis Obispo 
 
 
 
 
 
 
In Partial Fulfillment 
of the Requirements for the Degree 
Master of Science in Electrical Engineering 
 
 
 
by 
Matthew E. King 
June 2012 
  
 
 
 
   
   
  
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
© 2012 
Matthew E. King 
ALL RIGHTS RESERVED 
ii
COMMITTEE MEMBERSHIP 
 
TITLE:  Linear Power-Efficient RF Amplifier with Partial 
  Positive Feedback 
 
AUTHOR: Matthew E. King 
 
DATE SUBMITTED: June 2012 
 
 
 
COMMITTEE CHAIR:  Vladimir I. Prodanov, Ph.D., Assistant Professor, 
 Electrical Engineering 
 
COMMITTEE MEMBER: Dennis Derickson, Ph.D., Associate Professor, 
 Electrical Engineering 
 
COMMITTEE MEMBER: Tina Smilkstein, Ph.D., Assistant Professor, 
 Electrical Engineering 
 
 
 
 
 
 
  
 
 
iii
ABSTRACT 
Linear Power-Efficient RF Amplifier with Partial Positive Feedback 
Matthew E. King 
 
 Over the last decade, the number of mobile wireless devices on the market has increased 
substantially.  New “multi-carrier” modulation schemes, such as OFDM, WCDMA, and WiMAX, 
have been developed to accommodate the increasing number of wireless subscribers and the 
demand for faster data rates within the limited commercial frequency spectrum.  These complex 
modulation schemes create signals with high peak-to-average power ratios (PAPR), exhibiting 
rapid changes in the signal magnitude.  To accommodate these high-PAPR signals, RF power 
amplifiers in mobile devices must operate under backed-off gain conditions, resulting in poor 
power efficiency.  Various efficiency-enhancement solutions have been realized for backed-off 
devices to combat this issue. 
A brief overview of one of the more extensively researched solutions, the Doherty 
amplifier, is given, and its inherent limitations are discussed.  A recently proposed amplifier 
topology that provides the efficiency benefits of the Doherty amplifier, while overcoming some 
of the fundamental problems that plague the standard Doherty architecture, is investigated.  A 
step-by-step design methodology is presented and confirmed by extensive simulation in Agilent 
ADS.  A design example, tuned for maximum efficiency at peak output power, is implemented on 
a PCB and tested to verify the validity of the proposed circuit configuration. 
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Chapter 1
Introduction
1.1 Motivation
New complex, multi-carrier modulation schemes have emerged in the past decade to accommodate
faster data rates and an ever-increasing number of wireless device users into the limited bandwidth
of the commercial frequency spectrum. These modulation schemes, while effective in maximizing
the use of the bandwidth available to users, have presented some challenging problems in the design
of RF power amplifiers (PAs).
1.1.1 Orthogonal Frequency Division Multiplexing (OFDM)
OFDM is a modulation scheme used in 4G long-term evolution (LTE) wireless systems that, due
to signal characteristics that will now be briefly discussed, is quite difficult to amplify efficiently.
OFDM employs a wideband system in which baseband data is modulated (split) into several orthog-
onal subcarrier channels, which are then summed together for transmission. Due to the independent
phases of the subcarriers that often lead to constructive interference, the OFDM signal has what is
1
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known as a high peak-to-average power ratio (PAPR)1, given by
C =
|P |peak
Prms
(1.1)
where |P |peak is the peak amplitude of the signal, and Prms is the RMS (average) value of the
signal. To illustrate this phenomenon, a very rudimentary example showing the result of summing
sinusoids of varying amplitude and phase to form a high-PAPR signal is given in Figure 1.1. An
actual example of an OFDM signal found in an LTE system is shown in Figure 1.2.
 4 
2.1.2 OFDM: Orthogonal Frequency-Division Multiplexing 
Orthogonal Frequency-Division Multiplexing is a system used often in Wi-Fi, WiMAX, 
and upcoming 4G wireless communications. This transmission scheme is an ultra-
wideband network in which the data to be sent is broken up into several subcarrier 
channels. This scheme also suffers from poor PAPR levels because the independent 
phases of the subc rriers l ad to constructive interference at various points during 
transmission.[11] This can be seen in Figure 2.1 with just four subcarrier channels resulting 
in an extremely high PAPR. The more subcarrier channels an OFDM system uses, the 
higher the possible PAPR will be, resulting in a tradeoff between overall data transfer 
rates and PAPR values, among other considerations. Note that Figure 2.1 is merely an 
over-simplified example and therefore the frequency spacing does not accurately 
represent an OFDM system. 
 
Figure 2.1 OFDM Signal Example Showing High PAPR 
Figure 1.1: Summing of signals with varied amplitude and phase to form a high-
PAPR signal. [7]
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have received a lot of attention. Excellent experimental 
results have been reported using the various device 
technologies and modulated signals, as summarized 
in Table 1. 
Figure 2 shows a dc power supply for a PA with 
and without the supply voltage modulation technique. 
While amplifying nonconstant-envelope modulated 
signals, the PA with a fixed supply voltage is adjusted 
for maximum power level and dissipates a lot of dc 
power at lower power, as shown in Figure 2(a). This 
inefficient operation consumes a lot of power inter-
nally and generates heat. Therefore, the transmitters 
require additional thermal management equipment 
to  guarantee their reliability, whic  increases the cost 
and size of the systems. Figure 2(b) shows the con-
cept of the supply modulated PA. Compared to PAs 
with fixed supply voltage, the dc supply is controlled 
appropr ately to amplify the signal, and the dissipated 
power of the PA is minimized.
In this article, we briefly introduce supply modu-
lated PAs, including the conventional EER, H-EER, 
and ET transmitters [1]–[17]. Much research on the 
supply modulated PA for base-station applications 
have been reported with excellent performance [6], 
[14]–[17]. However, those reports usually provide the 
implementation and experimental results using vari-
ous device technologies, such as gallium nitride (GaN), 
laterally diffused MOS (LDMOS), and high voltage 
heterojunction bipolar transistor (HBT). In this article, 
we explain key design issues of PAs used for supply 
modulated PA transmitters. An important practical PA 
design problem is the nonlinear behavior of the output 
capacitance as a function of the supply voltage, which 
allows proper output matching only for a limited drain 
voltage range [6]–[8]. To minimize the impedance mis-
match problem and maintain high efficiency for ampli-
fication of a signal with a high PAPR, the PA should 
be optimized in the high power  generation region of 
the signal distribution [6], [8]. We also discuss another 
important design issue: suitable shaping method of 
the envelope voltage applied to PAs to solve linear-
ity issues and achieve bet-
ter power performance [8], 
[9]. In addition, losses in the 
supply modulator are con-
sidered. Finally, to provide 
an experimental comparison, 
the ET technique is applied 
to a Doherty amplifier [10], 
[11], illustrating how further 
enhanced performance can 
be obtained, in fact demon-
strating the best performance 
among the many other good 
transmitters. These experi-
mental results are included 
to clearly support our discus-
sions, especially for base sta-
tion applications.
Various Supply-
Modulated Power 
Amplifiers
Dynamic power supply 
schemes include the EER, 
H-EER, and ET transmit-
ters, classified according to 
the RF signal injected to the 
input of the PA and the sup-
ply voltage signal provided 
to the drain/collector bias 
of the PA. Detailed descrip-
tions will be provided later. 
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Figure 1. (a) Time-domain waveform of a long-term evolution (LTE) signal. (b) Example 
complementary cumulative distribution functions (CCDFs) of   WCDMA and long-term-
evolution signals.
An important practical PA design 
problem is the nonlinear behavior of 
the output capacitance as a function 
of the supply voltage, which allows 
proper output matching only for a 
limited drain voltage range.
Figure 1.2: Time-domain waveform of an LTE signal. [6]
1Also known as crest factor (C).
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1.1.2 The Linearity-Efficiency Tradeoff in PA Design
OFDM signals (as well as those generated in other standards such as WCDMA and WiMAX),
while spectrally efficient, are difficult to amplify efficiently using conventional PAs due to their
high PAPR. In order to avoid saturation of the amplifier (which will cause spurious out-of-band
emissions) and/or exceeding FCC maximum output power restrictions during peak excursions of
the modulated input signal, the gain of the amplifier must be “backed-off” from its maximum.
There are two metrics for calculating the efficiency of a PA:
PE =
Pout
PDC
(1.2)
PAE =
Pout − Pin
PDC
(1.3)
Power efficiency (PE), given by (1.2), is a measure of the percentage of the DC power drawn from
the power supply that is converted into useful RF output power. Power-added efficiency (PAE),
given by (1.3), uses a ratio of the power gain of the amplifier to the DC power drawn from the
supply. A typical PAE curve for a conventional Class AB amplifier is shown in Figure 1.3.
 6 
2.3 Conventional Power Amplifiers 
Single ended class AB power amplifiers are widely used in transmission systems. Class 
AB amplifiers, as seen in their designation, are a hybrid combination of a class A and a 
class B amplifier. They are biased at a point between class A and B, allowing the 
designer to work with a tradeoff of high linearity (class A) and high efficiency (class B). 
Class AB amplifiers, like many amplifiers, achieve their highest efficiency when 
operated near saturation.[6] A typical class AB efficiency curve is shown in Figure 2.3. 
 
Figure 2.3 Typical Class AB Power Amplifier Power Added Efficiency 
These amplifiers have worked well in linear single-sideband (SSB) modulation 
applications with low PAPR, where low distortion and high efficiency are required. As 
seen from Figure 2.3 above, the efficiency of an amplifier is high when the output power 
is closest to the 1dB compression point. However, when modulation schemes have a high 
PAPR, the amplifier operates at power levels well below the 1dB compression point for a 
Figure 1.3: Typical PAE curve for conventional Class AB amplifier. [7]
From Figure 1.3, observe that as one begins to back off on the output power of the amplifier
(presumably to avoid linearity degradation), the efficiency begins to drop off substantially. There-
fore, the need for a device that is both linear and power-efficient, unlike the conventional Class AB
PA, is quite clear.
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1.2 Power Amplifier Classes of Operation
An brief overview of the linear, or current-mode, classes of operation for power amplifiers is re-
quired, since these are the focus of this work. Switching-mode power amplifier classes, such as
Class E and Class F, are covered extensively elsewhere—see [1] and [9]—but are omitted from the
discussion here.
Figure 1.4 shows the conduction angles for the linear classes of operation using a ideal (piece-
wise linear) transistor I-V characteristic. In Class A, the bias point is such that the transistor
conducts current for the full cycle of the input signal, hence giving it a conduction angle of 2pi. The
bias point for Class B is at the “knee” of the transistor I-V characteristic, such that the transistor is
off for negative excursions of the input signal. This results in a conduction angle of pi for Class B.
Any conduction angles less than pi are defined as Class C. Class AB (not shown in Figure 1.4) is
defined for conduction angles between pi and 2pi, though the Class AB bias point is often placed
right near the knee of the I-V characteristic.2 A summary of the conduction angles and theoretical
maximum efficiencies of each of these classes is given in Table 1.1.
Table 1.1: Conduction angles and maximum theoretical efficiencies for Class A,
B, and C amplifiers
PA Class Conduction Angle Max. Theoretical Efficiency
Class A θ = 2pi 50%
Class AB pi < θ < 2pi 78.5%
Class B θ = pi 78.5%
Class C θ < pi 100%
2These classes of operation were defined in the days of vacuum tubes, which display somewhat ideal characteristics.
An ideal Class B bias point is rather difficult to achieve using modern solid-state devices (which do not display ideal I-V
characteristics), and most designs that target this mode of operation technically operate in Class AB.
1.2 Power Amplifier Classes of Operation 5
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FIGURE 13.6 Conduction angle definition of class A, B, and C operations. Figure 1.4: Definition of conduction angle for Class A, B, and C operation. [9]
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1.3 The Doherty Amplifier
The Doherty amplifier was conceived in the 1930s by William H. Doherty as a technique for im-
proving the efficiency of high-power tube amplifiers used in AM broadcasting, where hundreds of
kilowatts were being dissipated in the tubes (AM signals suffer from significant PAPR). The advent
of FM broadcasting, which outputs an essentially constant amplitude signal, caused this circuit to
be forgotten for many years, until it was recently resurrected as a method to combat the efficiency
degradation caused by today’s high-PAPR modulated signals.
DC
Bias
AC
coupling
INPUT
Class AB
Class C
Impedance 
Inverter
Impedance 
Inverter
Harmonic 
Termination
Matching 
Network
R
L
AC
coupling
DC
Bias
- 3 dB
Hybrid
Figure 1.6: Block diagram of Doherty amplifier.
A block diagram of the Doherty amplifier is shown in Figure 1.6. The Class AB amplifier
is the “carrier-level” amplifier, and the Class C amplifier is the “peaking” amplifier. When the
input signal is at a low power level, the peaking amplifier is off, and only the carrier amplifier
is operating. Once the input signal crosses a certain threshold, the peaking amplifier activates and
begins to supply current (both amplifiers are active in this case). Due to the action of the impedance
inverters [this will be detailed in Section 2.2], the injection of signal by the peaking amplifier will
cause the load impedance presented to the carrier amplifier to be decreased; this is often referred to
as “active load-pulling” [1] or “load modulation.” As the input signal increases, the magnitude of
the current injected by the Class C also increases, thereby reducing the load impedance seen by the
carrier stage and allowing it to deliver higher current while maintaing a constant voltage magnitude.
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To make a clear comparison between the topology presented in this paper to the Doherty amplifier,
we will refer to this load modulation as the Doherty effect. The detailed theory governing the
operation of the Doherty amplifier is covered in [2] and [1], and the reader is encouraged to view
these references for detailed information. However, the Doherty effect will be explained in detail,
in the context of our topology, in Sections 2.3 and 3.1.
1.4 Prior Work
The general concept behind the negative conductance amplifier that will be presented in this work
has been set forth in an existing U.S. patent [8]; however, this patent does not offer a practical
implementation of the concept. A previous attempt to implement this topology was unsuccessful,
most likely due to the use of cascaded phase-shifting and voltage scaling networks which were
highly sensitive to component variation and non-idealities, as well as the absence of harmonic
termination [7].
Chapter 2
The Negative Conductance Topology
2.1 General Overview
A block diagram for the proposed amplifier configuration is shown in Figure 2.1.
Bias
Networks
AC
coupling
INPUT
Class AB
Class C
V
CC
Matching 
Network
R
L
AC
coupling
Harmonic 
Termination
Attenuation
(-α)
Impedance 
Inverter
Figure 2.1: Conceptual diagram of amplifier in negative conductance configura-
tion.
The amplifier’s input signal is fed into a Class AB amplifier, which in turn drives the input of
an impedance inverter. For purposes that will become clear in Section 2.3, the voltage developed at
8
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the output of the impedance inverter is attenuated and inverted (denoted by −α in the figure), and
fed back to the input of a Class C amplifier, which also has its collector terminal connected to the
impedance inverter. The output of the impedance inverter is presented with a harmonic trap and a
matching network that will provide an impedance match to the load. The following sections will
cover each stage of this configuration in detail.
2.2 The Impedance Inverter
The impedance inverter is arguably the most important element in the negative conductance con-
figuration, due to certain properties that will be discussed here, and in Section 2.3. An impedance
inverter using lumped elements is shown in Figure 2.2, with a load resistance R connected to the
output.
Impedance Inverter
[
Z
]
=
[
X2
R jX
jX 0
]
[
V1
V2
]
=
[
Z11 Z12
Z21 Z22
] [
I1
I2
]
V1 = Z11I1 + Z12I2
V2 = Z21I1 + Z22I2
V1 =
X2
R
I1 + jXI2
V2 = jXI1
jX jX
–jX
R
[
Z11 Z12
Z21 Z22
]
Class AB Class C
+
V1
−
+
V2
−
I1 I2
VCC VCCFigure 2.2: Lumped element (LC) impedance inverter.
It is worthy of note that the resistance R in Figure 2.2 is not a physical resistor, but rather the
transformed load presented to the impedance inverter output (and hence, the collector of the Class C
device) by the matching network. The impedance inverter is abstracted as a two-port network in
Figure 2.3 to clearly illustrate its connection to the Class AB and Class C amplifiers.
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Impedance Inverter
[
Z
]
=
[
X2
R jX
jX 0
]
[
V1
V2
]
=
[
Z11 Z12
Z21 Z22
] [
I1
I2
]
V1 = Z11I1 + Z12I2
V2 = Z21I1 + Z22I2
V1 =
X2
R
I1 + jXI2
V2 = jXI1
jX jX
–jX
R
[
Z11 Z12
Z21 Z22
]
Class AB Class C
+
V1
−
+
V2
−
I1 I2
VCC VCC
Figure 2.3: Impedance inverter, represented as generic two-port network, con-
nected to the Class AB amplifier (Port 1) and Class C amplifier (Port 2).
The Z-matrix for the impedance inverter shown above is given in (2.1).
[
Z
]
=
X2R jX
jX 0
 (2.1)
Using the Z-matrix to relate the port voltages and currents and substituting the values in (2.1) leads
to the important equations (2.2) and (2.3).
V1
V2
 =
Z11 Z12
Z21 Z22

I1
I2

V1 = Z11I1 + Z12I2
V2 = Z21I1 + Z22I2
V1 =
X2
R
I1 + jXI2 (2.2)
V2 = jXI1 (2.3)
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From (2.3), it is clear that the voltage developed at the collector of the Class C device, V2, is equal
to the value of the Class AB collector current, scaled by the reactance X of the impedance inverter
components, and phase shifted by 90°. Note that V2, which is presented to the output load through
the matching network, is not affected by current perturbations caused by the Class C device.
Another important characteristic of the impedance inverter is illustrated by (2.3): the impedance
inverter allows the linearity of the overall amplifier to be determined solely by the Class AB
stage. The Class AB amplifier will have a very high output impedance (ideally, infinite), which
the impedance inverter will convert to zero impedance at its output. Therefore, any injection of
current at the fundamental into the output of the impedance inverter (i.e. from the Class C stage)
will not affect the voltage and power gains.
2.3 Achieving the “Doherty Effect” via Transformer Feedback
Let us assume that the Class C amplifier shown in Figure 2.3 is driven 90° out of phase with
respect to the Class AB amplifier; that is, I1 = |I1|∠0◦ and I2 = |I2|∠90◦ = jI2. Under these
conditions, and by using the action of the impedance inverter modeled in (2.2), we derive the
following result:
V1 = Z11I1 + Z12I2
=
X2
R
I1 + jX (jI2)
V1 =
X2
R
I1 −XI2 (2.4)
From the second term in (2.4), we observe a mechanism that is key to the operation of this circuit: as
I2 increases (indicating that the Class C device has been activated and is pulling collector current),
the voltage swing V1 of the Class AB amplifier is reduced. It will now be shown that exploiting
this behavior in a controlled manner leads to an elegant solution for preventing saturation of the
Class AB amplifier.
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To reiterate, the relation in (2.4) is only valid if the Class C collector current is 90° phase-
shifted with respect to the Class AB collector current. Recall from (2.3) that the impedance inverter
conveniently provides a 90° phase shift from input to output. Therefore, if the input voltage for
the Class C device is derived from the output of the impedance inverter, which is driven by the
Class AB amplifier, the following will be true:
• The phase of the input voltage to the base of the Class C device will be 90° out of phase with
the Class AB collector voltage.
• The magnitude of input voltage to the base of the Class C device will increase proportionally
to the magnitude of the Class AB collector voltage.
Connecting the impedance inverter output to the base terminal of the Class C device as outlined
above implements the feedback loop shown in the block diagram of Figure 2.1. The only remain-
ing tasks are to attenuate the voltage being fed back onto the Class C base terminal (the voltage
developed at the impedance inverter will be of substantial magnitude and too large to feed directly
onto the base of the transistor), and to invert the feedback signal with respect to the impedance
inverter output. Attenuation and inversion of the signal are easily accomplished in the method that
will now be shown.
??????
????????
?
?
???????
????????????
????????
??????
?????????????
??? ??????????????????????
Figure 2.4: Class C partial positive feedback configuration. An inverting trans-
former is connected in series with the output inductor of the impedance inverter.
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Figure 2.4 shows a feedback configuration, dubbed ”partial positive feedback” (PPF) that will
implement the above criteria. The output inductor of the impedance inverter is placed in series with
an inverting transformer, denoted as Lscale. If the inductance Lscale of the inverting transformer is
chosen to be very small relative to the larger series inductor L, by voltage division, the voltage
across it will be a proportionally attenuated ’version’ of the impedance inverter output swing. Nat-
urally, since the transformer is inverting, the signal on the secondary side of the transformer (which
is connected to the Class C input), is inverted with respect to the collector. The appropriate sizing
of Lscale and L is somewhat dependent on design specifications, and will be covered in more detail
in Section 4.5.
It should be noted that the use of a transformer to accomplish PPF is a robust approach, since it
is a single, small component (due to the small inductance) that accomplishes both attenuation and
inversion of the feedback signal. This is desirable over passive voltage attenuation and phase-shift
networks, since these would increase component count in the design, and their proper functionality
is heavily dependent on accurate component values. Since the inductance of the transformer in
the PPF configuration is very small relative to the larger inductor in series with it, it is relatively
insensitive to component variation and non-idealities.
Chapter 3
Design Methodology
The following material aims to present a set of a priori design methods for realizing a negative
conductance power amplifier. The transistors used in the design are assumed here to be bipolar;
however, the methods should generally apply to any device technology. The presented design
methodology also employs techniques that make the design scalable for integrated circuit appli-
cations, such as the forming of larger power transistor devices from individual ”fingers”—smaller
transistors connected in parallel.
3.1 Active Device Sizing
The design of a negative conductance amplifier begins with a standard Class AB power amplifier.
The sizing1 and biasing for this stage are chosen for a given set of design specifications—supply
voltage, output power, desired transconductance, etc. This is a generic design procedure and is
covered in detail in the literature [1]; therefore, it will not be discussed here. As was mentioned in
Section 2.2, the linearity and output power of the negative conductance amplifier are determined by
the Class AB stage alone, so any specifications applied here will conveniently apply to the entire
amplifier.
1When the term sizing is used henceforth, it will refer to the number of fingers that make up a given power transistor
(this will determine the transconductance and current capability of the overall transistor).
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Once a Class AB stage suitable for design requirements has been completed, the next step is to
replicate the device (i.e., create a new device with equal sizing) and set its bias such that it operates
in a Class C mode. In order to better understand how to determine the proper bias and sizing for the
Class C stage, we must revisit the current and voltage relations between the Class AB and Class C
stages connected to the impedance inverter and consider an example.
It was previously emphasized that one of the main goals of this design is to prevent saturation
of the Class AB amplifier while maintaining maximum possible efficiency; this implies that it is
desirable to hold the Class AB output voltage constant at its maximum value (before saturation),
even as the input voltage continues to increase. The necessary conditions to achieve this behavior
are derived below, using the notation from Section 2.2 for the Class AB voltage and current (V1, I1)
and Class C voltage and current (V2, I2). Modifying (2.4) as follows:
∆V1(max) =
X2
R
∆I1 −X∆I2
where ∆V1(max) represents deviation from the maximum Class AB voltage swing, and setting
∆V1(max) = 0 (constant maximum voltage) yields
∆V1(max) = 0 =
X2
R
∆I1 −X∆I2
= X
(
X
R
∆I1 −∆I2
)
∆I2 =
X
R
∆I1 (3.1)
The expression in (3.1) contains terms that describe changing collector currents; therefore, it pro-
vides a relationship between the transconductances of the Class AB and Class C stages. Assuming
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equal maximum voltage magnitude at the Class AB and Class C nodes yields
V1(max) = V2(max)
V1(max) = X
[
X
R
I1(max) − I2(max)
]
V2(max) = XI1(max)
X
[
X
R
I1(max) − I2(max)
]
= XI1(max)
X
R
I1(max) − I2(max) = I1(max)
I2(max) =
[
X
R
− 1
]
I1(max) (3.2)
Under these conditions, (3.2) shows that the maximum collector current of the two stages are lin-
early related by a constant involving the ratio between the impedance inverter reactance X and the
transformed load resistance R presented by the matching network. This relation is quite conve-
nient, and will be of even further importance when the matching network design is presented in
Section 3.4.
To illustrate the usefulness of (3.2), let us now apply it to the case described in the original
literature on the Doherty amplifier [2], which calls for the maximum collector currents I1 and I2
for the two stages to be equal
[
I1(max) = I2(max)
]
:
I2(max) =
[
X
R
− 1
]
I1(max)
∣∣∣∣
I1(max)=I2(max)
The two current terms cancel, reducing the expression to
X
R
− 1 = 1
X = 2R (3.3)
Therefore, for equal maximum collector currents, the impedance inverter reactance should be twice
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the value of the transformed load impedance. Also, substituting this result into (3.1) gives
∆I2 =
2R
R
∆I1
∆I2 = 2∆I1 (3.4)
With (3.3) and (3.4), there is now enough information to determine the sizing ratio between the
Class AB and Class C stages. Specifically, (3.4) indicates that the transconductance of the Class
C stage should be twice that of the Class AB stage in order to achieve the goal of equal maximum
collector currents for both stages. At this point, however, the bias level of the Class C also needs to
be determined.
Active Device Sizing
# Choose Class AB sizing and bias level to meet design requirements (output 
power, supply, etc.)
# Start with equally-sized Class AB and Class C devices
# Determine required driv  for Class C device to achieve “Doherty effect”
Voffset = VbiasAB − VbiasC
??? ??? ??? ??? ??? ??? ??? ??? ?????? ???
????
???
???
???
???
???
???
????
???
?? ???????
?
??
?
?
?
?
?
??
?
?
??
?
?
?
?
??
?
VbaseC = VinAB
[
1 +
Voffset
VinAB(max)
]
VbiasC
VbiasAB
Voffset
VbaseC
time
Figure 3.1: Ideal Class AB and Class C base voltages of arbitrary frequency,
swept over a range of amplitudes. The maximum magnitudes of the Class AB and
Class C base voltages are equal.
Consider the two ideal sinusoids in Figure 3.1, where the red waveforms are voltages presented
at the base of the Class AB stage, and the blue waveforms are base voltages applied to the Class
C stage. The values VbiasAB and VbiasC represent the DC bias voltages for the Class AB stage and
Class C stage, respectively. Recall that the analysis in this section initially began with Class AB
and Class C stages of equal size, meaning that their transconductances are equal for the time being.
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Naturally, for equally-sized devices to have the same maximum output current, their maximum
input voltages should also be equal, regardless of DC bias voltages, as is shown in Figure 3.1. A
key design variable, denoted as Voffset, is defined as the difference between the Class AB bias and
the Class C bias:
Voffset = VbiasAB − VbiasC (3.5)
Using Voffset and the maximum input voltage (VinAB) determined previously from the design of
the Class AB stage, a useful relation for ensuring that the magnitude of the Class C input voltage
(VbaseC) is equal to that of the Class AB is formulated as
VbaseC = VinAB
[
1 +
Voffset
VinAB(max)
]
− Voffset (3.6)
Notice that (3.6) is a function of the Class AB input voltage; this effectively models the partial
positive feedback mechanism that was presented in Section 2.3. There will likely be multiple com-
binations of Voffset and Class C device sizing that will meet the design criteria, so it is best to employ
an iterative approach to find a suitable combination of these design parameters. Many circuit sim-
ulators, such as Agilent ADS, contain equation-based ideal voltage sources and the ability to set
design variables for optimization. If such tools are available, the designer can easily perform the
following:
• Place equally-sized Class AB and Class C devices in schematic.
• Drive the Class AB input with an ideal voltage source swept over a range of values up to the
maximum designed input voltage (VinAB)
• Create an editable variable for Voffset
• Drive the Class C input with an equation-based ideal voltage source that implements (3.6),
using the Voffset variable
• Using Harmonic Balance or other simulation method, plot the fundamental component of
the collector current for both stages over the range of input voltages.
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• Simultaneously adjust the size of the Class C stage (adding/removing fingers from the device
as necessary) and the value of Voffset until the desired transconductance curves are obtained
for the design specifications.
3.2 Impedance Inverter Sizing
Since the output linearity of the negative conductance amplifier is dependent upon the Class AB
amplifier, the fundamental component of the Class AB current should be used to calculate the
required impedance inverter reactance X to provide the desired output voltage swing. This is a
simple calculation using Ohm’s law,
X =
V1p(max)
I1(max)
(3.7)
where V1p(max) is the desired peak magnitude of the Class AB output voltage, and I1(max) is the
collector current at maximum drive.
3.3 Bias Circuit
Standard resistor biasing of RF power amplifiers implemented in bipolar technology is not a suit-
able practice, due to the high current demands at the base of the amplifying device for higher input
drive levels. If suitable protection of the bias generation is not implemented against these increas-
ing DC currents, such as those shown in Figure 3.2 (an actual simulation plot of the DC component
of the amplifier base currents for the design given in Chapter 4), the bias circuit may become loaded
down and cease to provide the necessary DC voltage to maintain the desired class of operation for
the power amplifier. A proposed bias circuit that addresses these “de-biasing” issues is shown in
Figure 3.3.
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Bias Network & De-Biasing Effects
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Figure 3.2: Simulation plot of DC component of Class AB and Class C base
currents for the design presented in Chapter 4.
Ibias
Roffset
R1 R2 R3C1 C2
Q1
Q2
Q3
C3
VCC
L1 L2to Class AB 
base 
to Class C 
base 
Figure 3.3: Proposed bias circuit.
A list of the components in the bias circuit of Figure 3.3 and their functions is provided in
Table 3.1.
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Table 3.1: List of components in the proposed bias circuit of Figure 3.3 and their
respective functions.
Component Function
Q1 Forms a current mirror with both the Class AB and Class C transistors (not
shown)
Q2, Q3 Emitter followers for buffering of the DC bias outputs. The high input
impedances keep the bias branch of the current mirror isolated from the Class
AB and Class C transistors, and the output of the emitter followers present a low
impedance path to the transistor base terminals.
Ibias1 Current source to provide bias current determined previously in the design of the
Class AB stage.
Roffset Implements a voltage drop equal to Voffset for the bias current provided by Ibias1.
R1 Emitter degeneration to match that of the Class AB and Class C amplifiers. If no
emitter degeneration is used, R1 should be excluded.
R2, R3 Biasing resistors for the emitter followers Q2 and Q3, to ensure that these devices
are activated.
C1, C2 Filtering capacitors, to remove any AC fluctuations or noise from the bias net-
work output
C3 Compensation capacitor. The combinations of Q1 and Q2, and Q1 and Q3, can
be viewed as a cascade of common-emitter and common-collector stages con-
nected via feedback; the compensation capacitor can be chosen to provide sta-
bility of this feedback loop, and prevent oscillation in the bias circuit.
L1 Large-valued inductor (preferably a ferrite bead or other RF choke) to suppress
high-frequency noise and provide a short-circuit path for DC base current to the
Class AB amplifier.
L2 Secondary side of of the inverting transformer used for partial positive feedback,
through which the Class C input signal is coupled onto the base (see Section 2.3).
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The selection of the component values for the bias circuit is entirely design-dependent, so there
may be some trial-and-error involved in selecting the proper values for each component.
3.4 Matching Network with Integrated Harmonic Trap
The pi-section low pass matching network (Figure 3.4) is commonly employed in power amplifier
designs [1], and provides some elegant intrinsic functionality that will be shown in this section.
Note that Ccouple provides AC coupling to the load, and will be chosen to have a large value com-
pared to the other capacitors in the network; therefore, it can be effectively neglected from the
analysis.
The design of these matching networks is easily accomplished for given input and load impedances
and quality factor (Q) using a Smith chart, and is well-documented in the literature [4]. The match-
ing network for this design will be used to transform the load impedanceRL to a suitable impedance
R presented to the impedance inverter output at the fundamental frequency, in order to achieve
proper negative conductance functionality. Recall from Section 2.3 that the Class AB and Class C
current magnitudes are related via a ratio of X to R. Therefore, if the desired ratio between the
collector currents is known, and the reactance X to provide the necessary Class AB output swing
has been calculated using (3.7), the necessary value of the transformed load impedance R can be
solved from (3.2).
C
Ccouple
Cnet RL
L
Figure 3.4: Base topology for Pi-section matching network.
After designing a “base” matching network as shown in Figure 3.4 to transform the load RL to
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input impedance R at the fundamental, the network can be modified to include an integrated har-
monic termination without altering the network response or matching, as will now be shown.
We know from Section 1.2 that a Class AB power amplifier output has a significant second
harmonic component, which must be properly terminated in order to avoid linearity degradation.
Let Xnet be the reactance of capacitor Cnet in Figure 3.4 at the fundamental. It is well-known that
a series LC network will appear as a short circuit at resonance, and will have some net reactance
Xnet given by
XCs +XLs = Xnet
− 1
ω0Cs
+ ω0Ls = Xnet (3.8)
where XCs and XLs are the reactances of the series capacitor and inductor, respectively, at the
resonant frequency. Therefore, if a series LC network is tuned such that its net reactance at reso-
nance is equal to the net reactance Xnet of the shunt capacitor Cnet in Figure 3.4, and its resonant
frequency is set to the second harmonic as follows,
1√
LsCs
= 2ω0 (3.9)
capacitor Cnet can be replaced with a harmonic ”trap” that will allow the second harmonic compo-
nent of the voltage to be shorted to ground as shown in Figure 3.5.
Ccouple
RL
L
Cs
Ls
C
Figure 3.5: Pi-section matching network with integrated harmonic trap
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Solving (3.8) and (3.9) simultaneously yields the design equations for integrating a second
harmonic trap into the matching network in Figure 3.5.
Cs = − 3
4ω0Xnet
(3.10)
Ls =
1
4ω0Cs
(3.11)
3.5 Class C Transformer Feedback
The partial positive feedback configuration for the Class C stage is shown again in Figure 3.6.
L
scale
L-L
scale
C
L
Class C
Class C Bias
Class AB
Input &
Class AB Bias
To Matching Network/Output
Figure 3.6: Class C partial positive feedback configuration.
The values of L and C in the impedance inverter are easily calculated once the desired X
has been determined. The inductance Lscale of the inverting transformer must be calculated such
that the voltage developed across it is equal in magnitude to VbaseC given by (3.6). Using voltage
division of V2 at the impedance inverter output results in
VbaseC = V2
Lscale
L+ Lscale
(3.12)
It is then necessary to subtract the calculated value for Lscale from the inductance L in series with it,
so that their series combination adds up to a total inductance of L; that is, (L−Lscale)+Lscale = L.
3.6 Summary of Design Procedures 25
This ensures proper functionality of the impedance inverter, and will not affect the voltage division
by any appreciable degree since Lscale is very small with respect to L.
3.6 Summary of Design Procedures
A step-by-step summary of the design procedures discussed in this chapter is now presented to
aid the designer in the design of a negative conductance amplifier using partial positive feed-
back.
1. Design Class AB amplifier for given set of design specifications (supply voltage, output
power, etc.) and verify proper functionality in simulation.
2. Replicate device used in Class AB amplifier (this will be used as the Class C stage) and lower
its DC bias such that it falls into a Class C mode (this bias is initially arbitrary).
3. Identify desired ratio between Class AB and Class C maximum collector currents and use
(3.2) to determine the required value of X in terms of R.
4. Substitute the symbolic result for X (in terms of R) from the previous step into (3.1) to
determine the required ratio between the Class AB and Class C transconductances.
5. Use idealized computer simulation with equation-based voltage source as outlined in Sec-
tion 3.1 to iteratively find a combination of Voffset [defined in (3.5)] and Class C device sizing
that shows the desired maximum current and transconductance characteristics identified in
Steps 3 and 4.
6. Implement the bias circuit of Section 3.3 to provide the Class AB bias current determined
from the design of Step 1, as well as the value of Voffset calculated in Step 5 between the Class
AB and Class C bias levels. Choose other components (bias resistors, filtering capacitors,
etc.) appropriately for the specific design.
7. Use the magnitude of the maximum fundamental collector current for the Class AB stage
and the desired maximum voltage swing to calculate the required value of X using (3.7).
3.6 Summary of Design Procedures 26
8. Substitute the value of X from Step 7 into (3.2) to solve for the required value of R.
9. Design a “base” pi-section matching network using a Smith chart that will transform match
the load RL to the calculated value of R from Step 8 at the fundamental. Use (3.10) and
(3.11) to replace shunt capacitor Cnet in the base matching network topology with a suitable
second harmonic trap.
10. Use (3.6) to determine the required magnitude of the signal being fed back onto the Class C
input (VbaseC) from the impedance inverter output. Then substitute this value into (3.12) to
determine the correct transformer inductance Lscale to achieve the required feedback.
11. Optimize the design further to fine tune specific design requirements.
Chapter 4
Prototype Design
A prototype design was created to demonstrate the validity of the design methods presented in
Chapter 3. Since the goal of this research was not to realize a working device at normal mobile
wireless (low GHz-range) operating frequencies, but rather to demonstrate the validity of the con-
cept as a whole, a low operating frequency of 1 MHz was chosen in order to alleviate any layout
challenges and/or device parasitics that may have triggered “false negatives” (i.e., that the circuit
topology as a whole is not valid). Similar low-frequency verification of RF power amplifiers has
been successful in other research [3].
In order to maintain the IC-like approach of forming power transistors from multiple fingers
in parallel, the LM3046 BJT array from National Semiconductor was employed in the prototype
design. The LM3046 features 5 NPN BJT devices on a common monolithic substrate. The motiva-
tion for choosing these devices was that each of the five transistors on each chip would be closely
matched (electrically and thermally) and would provide a reasonable substitute to implementing
the design on an integrated circuit. A DC supply of 8V was used for the design in order to prevent
exceeding any of the maximum rated junction voltages listed in the LM3046 data sheet.
27
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4.1 Class AB Stage
Arbitrarily, the Class AB stage was chosen to have 10 fingers connected in parallel: five transis-
tors on each of two LM3046 chips. The bias current for the Class AB amplifier was selected as
700 µA (resulting in a DC bias voltage of 669 mV) to give the transconductance curve shown in
Figure 4.11.
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Figure 4.1: Magnitude of Class AB collector current (fundamental component)
vs. input voltage.
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Figure 4.2: Class AB collector current (time-domain) for input voltages swept
from 0 mV to 350 mV.
1Recall that the impedance inverter and matching network are operational only at the fundamental frequency; there-
fore, only the fundamental component (1 MHz) of the collector current is plotted in Figure 4.1.
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4.2 Impedance Inverter
Choosing the magnitude of the maximum voltage swing for the Class AB to be ±7 V, and using
the maximum fundamental current of 53.09 mA for the Class AB stage, the required impedance
inverter reactance X should be
X =
9 V
53.09 mA
≈ 130 Ω
according to (3.7). At the operating frequency of 1 MHz, this results in the following capacitor and
inductor values:
L =
X
ω
= 20.69 µH
C = − 1
ωX
= 1.2 nF
To implement the classic Doherty functionality described in Section 3.1 [Equations (3.3) and
(3.4)], the required value of R seen by the output of the impedance inverter is
R =
X
2
= 65 Ω
which will be the target for the matching network design.
4.3 Class C Biasing and Sizing
A suitable bias point and device sizing were chosen using the equation-based voltage source strat-
egy covered in Section 3.1 and shown in Figure 4.3. The initial sizing of the Class C was equal to
that of that of the Class AB (10 fingers), and was then increased to 12 fingers total after iteration.
A suitable value of Voffset = 275 mV was also found by iteration. The results of this idealized
simulation are shown in Figure 4.4.
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Figure 4.3: Ideal equation-based driving source for Class C stage in Agilent ADS.
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Figure 4.4: Results of idealized simulation to determine correct Class C biasing
and device sizing.
This combination of bias point and device sizing yield the desired 2:1 transconductance ratio
between the Class C and Class AB stages specified by (3.4).
The bias circuit of Section 3.3 was implemented to output a Class AB bias voltage of 669 mV
and a Class C bias voltage of 394 mV [VbiasAB − Voffset = 669 mV − 275 mV = 394 mV]. The
component values chosen for the bias network are given in Table 4.1. Notice in particular that the
value of Roffset is calculated to provide a voltage drop of 275 mV for the bias current of 700 µA.
100 nF capacitors were verified via simulation to provide sufficient filtering. A ferrite bead was not
available when the project was to be built; therefore it was substituted by a large-valued inductor
and a small capacitor in parallel (set to be resonant at the fundamental), in order to simulate the
behavior of an RF choke or ferrite bead. The chosen value for the transformer L2 will be explained
in Section 4.5.
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Table 4.1: List of component values for the implemented bias circuit (Refer to
Figure 3.3 and Table 3.1).
Component Value
Ibias1 700 µA
Roffset 392 Ω
R1 27 Ω
R2 6.81 kΩ
R3 2.74 kΩ
C1, C2 100 nF
C3 4.7 µF
L1 8 µH
L2 2 µH
4.4 Matching Network and Harmonic Trap
A Smith chart was used to design the standard low pass Pi-section matching work that will trans-
form the load impedance ZL = 50 Ω into R = 65 Ω (see Section 4.2) at the impedance inverter
output. With the exception of the capacitor that will be substituted for the second harmonic trap,
all capacitors in the network are standard values by design. Tunable inductors were used to pro-
vide flexibility and to account for any extra tolerance, etc. that may have occurred in the capaci-
tors.
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Table 4.2: Impedance and Q-factor at each labeled node in Figure 4.5 and Fig-
ure 4.6.
Node Impedance Q
1 50 0
2 50 - j1.6 0
3 11.9 - j21.3 1.8
4 11.9 + j25.8 2.2
5 68 + j1.0 0
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Figure 4.5: Smith chart design for “base”-topology matching network
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C
Ccouple
Cnet RL
L
7.5 H 
5.051 nF 5.6 nF 
100 nF 
50  
1 2 3 4 5 
Figure 4.6: Matching network with resulting component values and node annota-
tions.
A slight mismatch exists due to restricting the design to only standard value capacitors, but
it is not significant enough—especially at the low frequency of 1 MHz—to cause reflections or
otherwise hinder the operation of the amplifier.
Using (3.10) and (3.11) yields a series LC second harmonic trap that can be substituted for
capacitor Cnet:
Xnet = − 1
ωCnet
= −31.5 Ω
Cs = − 3
4ω0Xnet
≈ 3.9 nF
Ls =
1
4ω0Cs
≈ 1.55 µH
The completed matching network with harmonic trap is shown in Figure 4.7.
Ccouple
RL
L
Cs
Ls
C
7.5 H 
3.9 nF 
5.6 nF 
100 nF 
50  
1.55 H 
Figure 4.7: Completed matching network with harmonic trap.
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4.5 Class C Feedback
It was found from (3.6), implemented in the ideal equation-based driving source during simulation
(see Section 4.3), that the peak magnitude at the base of the Class C should be 625 mV. Substituting
this value into (3.12) and solving forLscale results in a value of approximately 2 µH for the inverting
transformer. The feedback configuration with calculated component values is given in Figure 4.8,
and the resulting Class C stage operation (for swept values of input voltage) when the feedback is
connected is displayed in Figure 4.9.
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Figure 4.8: Class C partial positive feedback configuration with calculated com-
ponent values.
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Figure 4.9: Class C collector current and base voltage.
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4.6 Completed Amplifier
Agilent ADS simulation schematics for the fully-configured amplifier can be found in Appendix A.
The magnitudes of the Class AB and Class C fundamental collector voltages and currents over the
full range of input voltages are shown in Figure 4.10 and Figure 4.11. The peak amplitudes over
the same range of input voltages are shown in Figure 4.12.
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Figure 4.10: Magnitudes of Class AB and Class C collector voltage (fundamental
components) vs. input voltage.
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From Figure 4.10 and Figure 4.11, we see that the Class C stage activates more quickly than
in the idealized simulation of Figure 4.4, and therefore reaches a higher maximum current than
the Class AB stage. This has the effect of decreasing the fundamental magnitude of the Class AB
voltage slightly at maximum drive levels. This discrepancy is caused by the voltage division ratio
at the output of the impedance inverter: recall from Section 4.5 that the calculated value for Lscale
was subtracted from the series inductance L, so that their series combination added up to a total
inductance of L. While this is necessary for proper functionality of the impedance inverter, it also
alters the voltage division ratio that was used to determine the value of Lscale originally, therefore
resulting in a higher voltage magnitude being fed back onto the base of the Class C device and
causing it to supply more current at maximum drive than intended. While this could be easily
remedied by further optimization of the voltage division ratio, it illustrates another possible design
case in that it may be desirable for the amplifier to have maximum efficiency at reduced drive levels
in some situations—for example, in digital modulation schemes, there may be a certain range of
signal amplitudes that are statistically more likely to occur than others, and it therefore may be
useful to tune the amplifier to have maximum efficiency for this range of input amplitudes.
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The peak amplitude of the output load voltage over the swept range of input values is shown in
Figure 4.13, confirming the linearity of the amplifier.
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Figure 4.13: Peak amplitudes of output voltage vs. input voltage.
The power efficiency curve in Figure 4.14 shows a maximum efficiency of 63% at maximum
input drive. Notice from the curve that if the designer began to back off on the gain of the amplifier,
the efficiency degradation would be minor.
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Figure 4.14: Power efficiency vs. input voltage.
4.7 PCB Layout
The completed amplifier was implemented on a two-layer FR-4 board using the Cadsoft EAGLE
layout tools. The layout is shown in Figure 4.15, with some of the key sections labeled. Note that
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all traces shown in red occur on the top layer of the PCB, and those shown in blue occur on the
bottom layer. To maintain an uncluttered layout, all Class AB and Class C collector traces were
routed on the top layer, and all base traces were routed on the bottom layer. Further detail showing
screenshots of the individual layers, etc. can be found in Appendix B.PCB Layout
Bias Generation
Class AB Stage
Class C Stage
Matching Network
Figure 4.15: PCB layout of negative conductance amplifier.
Chapter 5
Prototype Test Results
Due to issues with the PCB prototype, a second prototype (with same layout and components) had
to be fashioned on a solderable breadboard. Test results for both prototypes are presented.
5.1 Prototype 1 (PCB)
The completed PCB prototype is shown in Figure 5.1.
Prototype 1 (PCB)
Figure 5.1: Completed PCB prototype.
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Initially, the Class C amplifier was left disconnected, and the Class AB amplifier was connected
and driven with a sinusoidal input signal to observe the proper operation of the impedance inverter
and matching network. Figure 5.2 shows the voltages developed at the impedance inverter input
(labeled ‘Class AB’) and output (labeled ‘Class C’) for a 530 mVpp input signal.
Test Results - Prototype 1 (PCB)
Class AB
Class C
Collector Voltages
Design parameters: X = 130, R = 65
(Ratio between magnitudes of Class AB 
and Class C = 2)
90º phase shift
Transformer Feedback
10:1 voltage division
inverted
Figure 5.2: Voltage waveforms at impedance inverter input (Class AB side) and
output (Class C side).
The voltage amplitudes observed at the input and the output are consistent with theory accord-
ing to (2.2) and (2.3). Recall from the design in Section 4.2 that X = 130 Ω and R = 65 Ω. and
Since the Class C stage was disconnected, I2 = 0 and the following should be true:
V1 =
X2
R
I1 + jXI2 =
1302
65
I1 = 260I1
V2 = jXI1 = j130I1
V2
V1
=
j130I1
260I1
=
j
2
V2 =
j
2
I1
The impedance inverter output amplitude should be half of the input amplitude, and shifted by 90°
with respect to the input. A comparison of the theoretical voltages to the measured voltages for an
impedance inverter input of 9.38 Vpp is given in Table 5.1.
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Table 5.1: Comparison of theoretical and measured impedance inverter voltages.
Theoretical Measured
Input Voltage 9.38 Vpp 9.38 Vpp
Output Voltage 4.69 Vpp 4.18 Vpp
Voltage Ratio 2 2.2
Phase Shift 90° 79°
Next, the output of the impedance inverter was connected to the base of the Class C stage, and
the Class C collector was connected to the supply rail, in order to verify proper attenuation and
inversion of the signal being fed back on to the Class C base. The measured impedance inverter
output and Class C base voltage are shown in Figure 5.3, showing that the base voltage is indeed
attenuated by a factor of 10, and inverted as desired.
Test Results - Prototype 1 (PCB)
Class AB
Class C
Collector Voltages
Design parameters: X = 130, R = 65
(Ratio between magnitudes of Class AB 
and Class C = 2)
90º phase shift
Transformer Feedback
10:1 voltage division
inverted
Figure 5.3: Impedance inverter output voltage and Class C base voltage, verifying
proper attenuation and inversion of the feedback signal.
A 1 kΩ resistor was placed between the supply rail and the Class C collector to verify that the
collector voltage displayed a reduced conduction-angle characteristic indicative of proper Class C
operation (see Figure 5.4).
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Test Results - Prototype 1
Class C base and collector voltages obtained with 1k 
resistor in collector (no connection to impedance inverter) 
Figure 5.4: Class C collector voltage and base voltage.
The operation of the complete amplifier was unable to be verified, due to certain phenomena
that occurred once the Class C collector was connected to the impedance inverter output (thereby
completing the feedback). In this configuration, whenever measurements were attempted at the
collector nodes with oscilloscope probes, the DC power supply would rapidly reach its set current
compliance level and cut power to the circuit. This was indicative of some sort of a fast, large-
amplitude transient that occurred when the circuit was loaded with the scope probe. In order to
diagnose this issue, a replica of the PCB prototype was constructed on a solderable breadboard so
that circuit modifications could be more easily implemented.
5.2 Prototype 2 (Solderable Breadboard)
The completed second prototype on a solderable breadboard is shown in Figure 5.5. Initially, the
second prototype exhibited the same issue when the collector nodes were probed. Surface mount
resistors were then placed in parallel with the inductors in the impedance inverter in order to reduce
their Q, and hence, any peaking that may have been occurring when the scope probe was applied to
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the circuit. This alleviated the issue, and further measurements were able to be completed.
Prototype 2 (Solderable Breadboard)
Figure 5.5: Completed prototype on solderable breadboard.
The measured DC bias levels for the Class AB and Class C stages are shown in Table 5.2. No-
tice that the bias levels are higher than the designed values; this resulted in the first stage to operate
in a Class A mode (i.e., conducting for the entire cycle), as opposed to Class AB.
Table 5.2: Comparison of simulated and measured DC bias levels.
Simulated Measured
Class AB 669 mV 749 mV
Class C 400 mV 450 mV
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Test Results - Prototype 2 (Solderable Breadboard)
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Figure 5.6: Measured output voltages (peak-to-peak values).
A plot of measured output voltages is given in Figure 5.6, and the measured Class AB and
Class C collector voltages are shown in Figure 5.10. Measurements were difficult to obtain at drive
levels above 300 mVpp due to noise or other fluctuations.
The frequency spectra at the amplifier output for various input drive levels are shown in Figures
5.7, 5.8, and 5.9. In Figure 5.7, for an input drive of 90 mVpp, the Class C device has not yet been
activated. The frequency spectrum shows the fundamental component and an attenuated second
harmonic component, verifying that the integrated second harmonic trap in the matching network
was functional. At an input drive of 190 mVpp, the Class C had begun to activate, indicated by
the presence of higher-order harmonics shown in Figure 5.8. For an input drive of 210 mVpp
(Figure 5.9), the Class C device was on and injecting current with high harmonic content into the
impedance inverter. The resulting distorted voltage was fed back onto the base, which accounts for
the significant higher-order harmonic content.
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Figure 5.7: Output frequency spectrum for input drive of 90 mVpp.
Figure 5.8: Output frequency spectrum for input drive of 190 mVpp.
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Figure 5.9: Output frequency spectrum for input drive of 210 mVpp.
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Figure 5.10: Measured Class AB and Class C collector voltages (peak-to-peak
values).
The power efficiencies over the range of input voltages are plotted in Figure 5.11. These were
calculated from the measured RF power (using the RMS voltage at the output 50 Ω load) and the
DC power from the supply. The maximum efficiency was 25.37% for a 350 mVpp input, and the
efficiency at maximum input drive was 21.74%.
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Figure 5.11: Plot of measured power efficiencies.
Chapter 6
Conclusions and Future Work
From the results obtained for Prototype 1 in Section 5.1, it is clear that the negative conductance
topology itself is valid and worthy of further research. The partial positive feedback mechanism
worked as intended, and the lumped element impedance inverter provided the required 90° phase
shift to achieve the Doherty effect. From the results in Figures 5.6 and 5.10 for Prototype 2, Do-
herty action was clearly observed since the rate of growth of the output signal magnitude began to
decrease as the Class C negative conductance stage activated and began to supply current. However,
the presence of distortion on the output for increased drive levels suggests that harmonic content
generated by the Class C device may have been fed back to the base of the Class C device, in
addition to the fundamental component. Therefore, it may be effective to apply low-pass filtering
to the feedback loop as a safeguard against amplification of any higher-order harmonic content that
is not suppressed by the harmonic trap.
The measured efficiency of the amplifier follows the general trend of the simulated efficiency
curve, in that the efficiency at high drive levels is not reduced by any significant amount if the
designer were to begin backing off on the amplifier gain. However, the overall measured efficiency
of the amplifier was significantly lower than in simulation, for multiple reasons:
• Resistors of relatively large value—on the order of 100 Ω—were added to the circuit to “de-
Q” the impedance inverter inductors (see Section 5.2). This results in an significant amount
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of power being dissipated in the resistor, which greatly reduces the power efficiency of the
amplifier since this dissipated power is not being supplied to the load.
• As mentioned previously, harmonic content was likely being fed back to the base of the
Class C once the Class C device activated, which resulted in the higher-order harmonics
being amplified. This has the effect of reducing the fundamental component of the power
delivered to the load, which also lowers the efficiency of the amplifier.
• The DC bias levels for both stages turned out to be higher than their target values. In the
case of the input stage, the bias was high enough to place the amplifier in a Class A mode
rather than Class AB, thereby lowering the efficiency of the amplifier since the input stage
was activated and conducting during the full cycle of the input signal.
Even with the reduction in efficiency, the maximum power efficiency of the tested prototype still
exceeds that of some commercially-available mobile power amplifiers, which have efficiencies as
low as 12% [7].
The LM3046 devices themselves were also a major contributor to the non-idealities observed
during testing, due to the very low operating frequency that was chosen for the prototype design.
The LM3046 is rated for operation from DC to 120 MHz; choosing the operating frequency to be
1 MHz meant that the higher-order harmonics relative to the operating frequency (i.e. 3 MHz, 5
MHz, 7 MHz, etc.) were well within the bandwidth of these transistors and therefore sustained
in the system. Therefore, while a low operating frequency is useful for simplifying the amplifier
layout, caution must be exercised to ensure that the frequency is not low enough that unwanted
harmonics are enhanced by the devices themselves. If the prototype is redesigned to operate at 20
MHz, for example, any harmonics of order 6 (120 MHz) or higher will not be enhanced by the
LM3046. It is likely that the higher-order harmonic enhancement mentioned above was partly at
fault for the issue presented in Section 5.1, in which high-frequency transients caused by scope
probe loading may have been fed back to the Class C input and subsequently amplified.
The multi-fingered approach used in this design, while common for IC applications, may not
be suitable for PCB implementations using discrete transistors or transistor arrays. Integrated NPN
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BJT devices connected in parallel, when saturated, can exhibit unwanted behavior such as substrate
de-biasing and current hogging, in which one transistor in the parallel combination may demand
more base current at the expense of the other transistors connected in parallel [5].1 A common
protection method against these phenomena is to connected a Schottky diode between the collector
and base terminals of the combined devices [5], as shown in Figure 6.1, thereby “clamping” the
collector-base PN junction at a low voltage that prevents it from saturating.
Conclusions/Next Steps
) Passive components had very high Q - led to arge, fast ransients t at 
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) Resistors added to reduce Q of impedance inverter components
Figure 6.1: Schottky-clamped NPN transistor [5].
A future implementation of this design is planned, which will employ single-transistor ampli-
fying stages [in contrast to the multi-fingered approach outlined in this work] with separate biasing
for each stage.2 The new implementation will also be designed for slightly higher-frequency oper-
ation (10-20 MHz), with the goal that higher-order harmonics will no longer be enhanced by the
transistors. This should eliminate the need for Q-reducing resistors that will degrade the efficiency
of the amplifier. An input matching network for a 50 Ω driving source will also be included in
the next prototype; a well-defined impedance presented to the amplifier input will allow for the
power gain of the amplifier to also be well-defined. Two-tone intermodulation tests will also be
performed, since these tests could not be performed within the time frame of the current work. The
results of this upcoming prototype will be presented in a later publication.
1Having devices on two different chips, and therefore two different substrates, connected in parallel to form a single
amplifying device may have complicated this issue even further.
2The multi-output bias network proposed in this work may not be a viable option, as evidenced by the higher-than-
expected DC bias levels measured in Section 5.2.
Appendix A
Circuit Schematics
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Figure A.1: Bias circuit. Nodes V base AB and Bias C are the connected to the
bases of the Class AB and Class C stages, respectively.
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Appendix B
PCB Layout Detail
Figure B.1: View of PCB top layer. All collector traces are routed on this layer,
and a power supply plane covers the unused area.
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Figure B.2: View of PCB bottom layer. All base traces are routed on this layer,
and a ground plane covers the unused area.
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